Khushmit Pandya
Principal Design Engineer at Cadence Design Systems
- Role
- Principal Design Engineer at Cadence
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
Experience
Principal Design Engineer
Nov 2021 — Present · Bengaluru, IN
Education
Shivashish school
HSC, Maths
2008 — 2009
Birla Institute of Technology and Science, Pilani
Master of Technology - MTech, Embedded System
L.C.I.T,Bhandu
Bachelor of Engineering (BEng), Electronics and Communication Engineering
Skills
- Uvm
- Logic Design
- Rtl Design
- Vlsi
- Xilinx Ise
- Matlab
- Xilinx
- Systemverilog
- Fpga
- Asic
- Testing
- Vhdl
- Modelsim
- Axi
- Eda
- Amba
- Hvl
- Amba Ahb
- System Verilog
- Verilog
- Functional Verification
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.