Kedhar Malla
- Role
- Staff Design Engineer at Arm
- Location
- Bengaluru, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Kedhar Malla
Seven years of experience in the circuit design where specialised in Full custom sram…
Experience
Staff Design Engineer
Oct 2022 — Present
Skills
- Functional Verification
- Hardware Description Language
- Physical Design
- Pspice
- Cadence Virtuoso
- Synopsys Primetime
- Rtl Verification
- Xilinx Ise
- Amba Ahb
- Digital Electronics
- System Verilog
- Cadence Spectre
- C++
- C
- Microprocessors
- Logic Synthesis
- Pci Standards
- Embedded Systems
- Verilog
- Rtl Design
- Cadence Encounter
- Modelsim
- Xilinx
- Rtl Coding
- Fpga
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.