Kartheek B
SoC Design Engineer at Intel Corporation
- Role
- Soc Design Engineer at Intel
- Location
- Bengaluru, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
Experience
Soc Design Engineer
Dec 2020 — Present · Bengaluru, IN
Education
Visvesvaraya Technological University
BE
2007 — 2011
Visvesvaraya Technological University
M.Tech
2011 — 2013
Skills
- Perl
- Stamping
- Cdesigner Maxwell
- Standard Cell
- Guard Rings
- Cadence Virtuoso
- Simulations
- Sram
- Memory Compiler
- Dfma
- Calibre Icstation
- Linux
- Matlab
- Analog Circuit Design
- Custom Layout
- Ir-Em
- Fpga
- Pex
- Vhdl
- Integrated Circuit Design
- Semiconductors
- Asic
- Static Timing Analysis
- C++
- Interdigitation
- Drc
- Mentor Graphics
- Lvs
- Cmos
- Analog Layout
- 7nm
- Icvalidator
- Electromigration
- C
- Antenna Effects
- 28 Nm
- Microsoft Office
- Verilog
- Rtl Design
- Electronics
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.