Karl Wimmer
Director Design Enablement at Intel
- Role
- Director Design Enablement at Intel
- Location
- Santa Clara, CA, US
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Karl Wimmer
Research and Development Department Manager with 25 years of experience in semiconductor…
Experience
Director Design Enablement
Nov 2018 — Present · Santa Clara, CA, US
Education
Technische Universität Wien
MS (Dipl.-Ing.), Electrical Engineering / Industrial Electronics / Control Engineering
1981 — 1987
Technische Universität Wien
PhD (Dr.techn.), Electrical Engineering / Microelectronics
1988 — 1992
HTL Braunau
Engineering-oriented Highschool, Communication Engineering and Electronics
1976 — 1981
Skills
- Mixed Signal
- Circuit Design
- Analog Circuit Design
- Physical Design
- Eda
- Silicon
- Microelectronics
- Design Rule Checking (Drc)
- Simulations
- Semiconductors
- Rf
- Research and Development (R&D)
- Semiconductor Industry
- Parasitic Extraction
- Sensors
- Cmos
- Integrated Circuits (Ic)
- Drc
- Lvs
- Ic
- Asic
- Cadence Virtuoso
- Vlsi
- Application-Specific Integrated Circuits (Asic)
- Physical Verification
- Pdk
- Soc
- Mems
- Spice
- System on a Chip (Soc)
- Integrated Circuit Design
- Analog
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.