Karandeep Singh
Silicon Engineer at Google
- Role
- Silicon Engineer at Google
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Karandeep Singh
Profile Summary• Verification & Modeling Professional.• IP/Block and SoC verification• Storage and Security IP\'s• Interconnect and Radar Processing Units• Master of Technology Microelectronics.Brief Summary of Experience-• UVM/System Verilog Verification Environment Development.• SystemC-TLM Modeling. C/C++.• ML-UVM(Multi - Language).• Coverage based Verification(Functional, assertion etc).• VHDL/Verilog RTL implementation.• Developing Model Micro-architecture,Verification Plan etc documents.• Unix-Shell,Perl.• Cadence NCSIM, Modelsim, Xilinx ISE.
Experience
Silicon Engineer
Mar 2023 — Present
Education
Panjab University
Master of Technology (M.Tech.), Microelectronics
Skills
- Systemverilog
- Microcontrollers
- C++
- Cadence
- Integrated Circuit Design
- Ncsim
- Analog Circuit Design
- Microelectronics
- Xilinx Ise
- Modelsim
- Vhdl
- Simulations
- Verilog
- Uvm
- Perl
- Rtl Design
- C
- Digital Electronics
- Cadence Virtuoso
- Vlsi
- Functional Verification
- Systemc
- Soc
- Asic
- Logic Synthesis
- Circuit Design
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.