Kapil Mittal
Principal Design Engineer at ARM
- Role
- Principal Design Engineer at Arm
- Location
- Kaithal, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
Experience
Principal Design Engineer
Jul 2014 — Present
Working on the design, development and characterization of Embedded Memory Compilers and Custom Memory Instances for SOC applications
Skills
- Verilog
- Circuit Design
- Cadence Virtuoso
- Tcl
- Debugging
- Testing
- Asic
- Cmos
- Systemverilog
- Automation
- C
- Vlsi
- R&D
- Vhdl
- Eda
- Soc
- Linux
- Scripting
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.