Jyothi B Amarnadh Velamala
Design Engineering Architect
- Role
- Design Engineering Architect at Cadence
- Location
- Austin, TX, US
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
Experience
Design Engineering Architect
Mar 2025 — Present · Austin, TX, US
Design Technology Cooptimization (DTCO) and working on foundry engagements
Education
Arizona State University
Doctor of Philosophy (Ph.D.)
2010 — 2012
Arizona State University
Master of Science (M.S.)
2008 — 2010
Indian Institute of Technology, Guwahati
B Tech
2004 — 2008
Skills
- Tcl
- Analog
- Static Timing Analysis
- Tcad
- Perl
- Reliability
- Cmos
- Simulations
- Very-Large-Scale Integration (Vlsi)
- Analog Circuit Design
- Characterization
- Vlsi
- Matlab
- Integrated Circuit Design
- Asic
- C
- Ic
- Mixed Signal
- Semiconductor Device
- Semiconductor Failure Analysis
- Spice
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.