Joseph Mathews
RTL Design. AMD
- Role
- Silicon Design Engineer at AMD
- Location
- Austin, TX, US
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
Experience
Silicon Design Engineer
Jun 2014 — Present
DataFabric
Education
Visvesvaraya Technological University
Bachelor's of Engineering, Electronics & Communication
2006 — 2010
Skills
- Microcontrollers
- Active Directory
- Unix
- Algorithms
- Simplescalar
- Formality
- C++
- Vhdl
- Simulations
- Real Estimator
- Cadence Spectre
- Perl
- Embedded Systems
- Modelsim
- Network Monitoring Tools
- Matlab
- Python
- Xilinx Ise
- Designcompiler
- Shell Scripting
- Cadence Liberate
- Active Directory Certificate Services
- System Verilog
- Primetime
- Ruby on Rails
- Ultrasim
- Cadence
- Embedded C
- Ncsim
- Keil
- Iis
- Verilog
- Tcl
- C
- Vlsi
- Debugging
- Lec
- Computer Architecture
- Wireshark
- Assembly Language
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.