John P Kattoor
Physical Design Engineer at Intel Corporation
- Role
- System-on-chip Design Engineer at Intel
- Location
- Chandler, AZ, US
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
Experience
System-on-chip Design Engineer
Jul 2011 — Present · Phoenix, AZ, US
Working on Memory Technology and MIPI IPs design.After starting as analog engineer, moved on to RTL synthesis, APR and final signoff.
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.