John Giannone
- Role
- Sige Cmos Rfic Design Lead at Viasat
- Location
- Tampa, FL, US
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About John Giannone
RFIC engineer with experience in multiple areas of chip development: Chip Lead, Layout…
Experience
Sige Cmos Rfic Design Lead
May 2017 — Present
Skills
- Rf Design
- Embedded Systems
- Bicmos
- Ic
- Engineering
- Systems Engineering
- Integrated Circuits (Ic)
- Rf
- Analog
- Testing
- Ic Layout
- Electrical Engineering
- Analog Circuit Design
- Cmos
- Engineering Management
- Simulations
- Electronics
- Circuit Design
- Semiconductors
- Asic
- Application-Specific Integrated Circuits (Asic)
- Mixed Signal
- Rfic
- Wireless
- Radio Frequency (Rf)
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.