Johar Ali
Senior Physical Verification Engineer at Micron Technologies.
- Role
- Senior Physical Verification Engineer at Micron Technology
- Location
- Hyderabad, TG, IN
- LinkedIn followers
- 500 followers
About Johar Ali
Working as physical verifycation engineer in SiCon Design Technologies.1 year experience in 14nm technology layout design at intel since 20••••15 with synopsys icc tool. 6 months experience in full custom layout design at first pass semiconductors using cadence virtuoso tools.
Experience
Senior Physical Verification Engineer
Jan 2021 — Present · Hyderabad, IN
Education
Govt Institute of Electronics
Associate’s Degree, Electrical, Electronics and Communications Engineering
2008 — 2013
Skills
- Noise Fix
- Cadence Virtuoso
- Physical Design
- Microprocessors
- Vlsi
- Dfm
- Drc
- Tcl-Tk
- C
- Cadence Skill Language
- Esd
- Floorplanning
- Electronics
- Manufacturing
- Spice
- Electromigration Fix
- Matching
- Physical Verification
- Cadence Virtuoso Layout Editor
- Analog
- Synopsys Icc
- Density Checks
- Lvs
- Ic
- Layout Design
- Antenna Fixes
- Cpp
- Semiconductors
- Latchup Effects
- Cmos
- Asic
- Pll
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.