Joe Hurysz
FPGA Engineer @ Belvedere Trading | Low-Latency Networking
- Role
- Fpga Engineer at Belvedere Trading, LLC
- Location
- Boulder, CO, US
- LinkedIn followers
- 500 followers
About Joe Hurysz
Senior FPGA developer designing, implementing and integrating features for high frequency trading applications in order to improve the capital markets. Previous experience with Xilinx (AMD) working on low-latency FPGA and ASIC based networking cards, again targeting financial applications.Keywords: FPGA, ASIC, SystemVerilog, Vivado, Linux, Git, Ethernet, PCIE, CXL, Packet Parsing, Hardware Statistics, Timing Closure, Ultra Low-latency, Financial Markets, Market Making, Market Taking, Trading
Experience
Fpga Engineer
Oct 2024 — Present · Boulder, CO, US
Improving the capital markets. SystemVerilog, CocoTB, C++
Education
The Johns Hopkins University
Master of Science - MS, Electrical & Computer Engineering
Binghamton University
Bachelor of Science - BS, Computer Engineering
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.