Jitendra Kumar
Soc Design Engineer in INTEL||Mtech in vlsi design from NIT ,Nagpur||Btech in ECE from FGIET
- Role
- Soc Design Engineer at Intel
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Jitendra Kumar
Currently I am working with INTEL having 3 years of experience as Soc Design engineer engaged on 5N4Y mainly involved in analog and custom layout activities depends on the project requirements along with PD checks.I get a chance to work on various Intel tech nodes 7nm,5nm,14nm,10nm and Intel 18A and completely own custom layout design activities along with all types of physical verification checks like DRCs,LVS,ERC,Antenna issues before signing off.I have good knowledge of STA,power and signal integrity, PD checks I have hands on experience in tools like,cadence virtuoso,calibre,fusion compiler I am open to any opportunities in Physical verification,Layout Design and PD domain
Experience
Soc Design Engineer
Jul 2022 — Present · Bengaluru, IN
Education
Visvesvaraya National Institute of Technology
Master of Technology - MTech, vlsi design
2020 — 2022
FEROZE GANDHI INSTITUTE OF ENGG AND TECHNOLOGY , RAEBARELI
Bachelor of Technology - BTech, Electronics and communication
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.