Jianfeng Zhang
- Role
- 德州仪器 at ASML
- Location
- San Jose, CA, US
- LinkedIn followers
- 500 followers
About Jianfeng Zhang
Experienced ASIC/FPGA Design Engineer with a demonstrated history of working in the…
Experience
德州仪器
Present
Skills
- Fpga
- Modelsim
- Cadence Rc
- Circuit Design
- Altera Quartus
- Vcs
- Asic
- Xilinx Ise
- System Verilog
- Verilog
- Vhdl
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.