Jia Li
Asic Design Intern @AMD
Signup · Get unlimited contacts
WORK HISTORY
Asic Design Intern @AMD
Markham, ON, CA
EDUCATION
Agincourt Collegiate Institute
High School Diploma
University of Toronto
Bachelor of Applied Science - BASc, Electrical Engineering
ABOUT JIA LI
Second year Electrical Engineering student at the University of Toronto specializing in: • FPGA & Digital Design – Hardware acceleration, Verilog development, and optimizing logic for performance and efficiency. • Digital Systems, Digital Signal Processing (DSP) – Hardware architecture, signal processing algorithms. • ASIC & Mixed-Signal Design – IC development, DAC/ADC interfacing, and high-speed digital circuit design. Incoming ASIC Design Intern @ AMD
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.