Jaykant Timbadiya
SOC Micro-Architect
- Role
- Sr Rtl Design Engineer at Google
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Jaykant Timbadiya
I am interested in RTL Design, Micro Architecture and SOC Architecture. I did M.tech in…
Experience
Sr Rtl Design Engineer
Jun 2025 — Present
Skills
- Asic
- Fpga Prototyping
- Digital Logic Dsign
- Systemverilog
- Ip Design
- Bluetooth Low Energy
- Verilog
- Modelsim
- Ip
- Soc
- Fpga
- Vlsi
- Bluetooth
- Embedded Systems
- Integrated Circuit Design
- Perl
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.