Jayesh Kelur

Layout Design Engineer at Intel

Role: Layout Design Engineer at Intel
Location: Bengaluru, IN
LinkedIn followers: 500 followers

EngineeringView LinkedIn profile

About Jayesh Kelur

Analog/IO Layout design engineer with 7+ years of experience on technology nodes 10nm…

Experience

Layout Design Engineer
Intel
Feb 2024 — Present · Bengaluru, IN

Contact information

Verified work emails, personal emails, and direct dials — unlocked in one click.

Work email
•••••@intel.com
Personal email
•••••@•••••.com
Direct dial
+•• ••• ••• ••••

Unlock verified contacts

Free to start · No credit card required

Current company

Intel

Semiconductor Manufacturing · 112K employees · Santa Clara, California, United States

Our mission is to shape the future of technology to help create a better future for the entire world, that’s the power of Intel Inside. With more ingenuity and creativity inside, our work is at the heart of countless innovations. From major breakthroughs to things that make everyday life better— they’re all powered by Intel technology. With a career at Intel, you can help make the future more wonderful for everyone. • Need help or have a support question? Visit Intel Support: http://ms.spr.ly/6054tmaop .

intel.com

Find verified contacts for anyone on LinkedIn

Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.

Start for free See how it works

Free plan included · No credit card required

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.