Jayaram Namani
memory design engineer
- Role
- Ic Design Engineer Memories at Broadcom
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Jayaram Namani
1) 4+ years hands on experience on memory compiler development cycle and memory IPs.2) good knowledge on power gating, read and write assist techniques. good in characterizing critical paths and delay modelling.3) Excellent knowledge on device physics and circuit design technique.4) proficient at Digital Design, Analog circuit design.5) quick learner and have good analytical skills.6) Excellent in coding, hands on experience in UNIX and PERL. worked on placement file coding for memory compilers.
Experience
Ic Design Engineer Memories
Jul 2021 — Present · Bengaluru, IN
Education
Indian Institute of Technology, Roorkee
M-tech
2011 — 2013
Acharya Nagarjuna University
B-tech
2007 — 2011
Skills
- C++
- Analog Circuit Design
- Digital Design
- Verilog
- Physical Design
- Fpga
- Asic
- Integrated Circuit Design
- Hspice
- Tanner Eda
- Xillinx Ise
- Vhdl
- Perl
- Embedded Systems
- Matlab
- C
- Visualtcad
- Memory Charectarization
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.