James Tagumasi
- Role
- Intel
- Location
- Hillsboro, OR, US
- LinkedIn followers
- 500 followers
About James Tagumasi
Motivated and autonomous Layout Designer with an extensive background in CMOS VLSI…
Experience
Present
Skills
- Cadence Virtuoso
- Signal Integrity
- Debugging
- Lvs
- Semiconductor Industry
- Design Rule Checking (Drc)
- Intel
- Floorplanning
- System on a Chip (Soc)
- Integrated Circuit Design
- Physical Verification
- Layout Versus Schematic (Lvs)
- Physical Design
- Mixed Signal
- Processors
- Logic Design
- Eda
- Parasitic Extraction
- Layout Automation Practices
- Silicon
- Cmos
- Ic
- Verilog
- Analog
- Analog Circuit Design
- Drc
- Ic Layout
- Soc
- Vlsi
- Very-Large-Scale Integration (Vlsi)
- Integrated Circuits (Ic)
- Pll
- Hercules
- Microprocessors
- Semiconductors
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.