Manish Kumar Jain
Principal Engineer at ARM | Ex - Qualcomm
- Role
- Principal Engineer at Arm
- Location
- North Delhi, DL, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Manish Kumar Jain
Total 16+ years of experience in the field of Physical Design of VLSI and have been part…
Experience
Principal Engineer
Feb 2025 — Present
Education
Vellore Institute of Technology
B. Tech
2005 — 2009
Shri Mahaveer Digamber Jain Sr. Sec. School, C-scheme, Jaipur
11th & 12th
2003 — 2005
Skills
- Rtl Coding
- Lvs
- Cadence
- Physical Verification
- Asic
- Eda
- Tcl
- Physical Design
- Drc
- Dft
- Logic Synthesis
- Primetime
- Cadence Virtuoso
- Vlsi
- Low-Power Design
- Functional Verification
- Integrated Circuit Design
- Timing Closure
- Cmos
- Soc
- Signal Integrity
- Logic Design
- Verilog
- Very-Large-Scale Integration (Vlsi)
- Rtl Design
- Floorplanning
- Power Analysis
- Static Timing Analysis
- Modelsim
- Place & Route
- Formal Verification
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.