Jaiganesh Jayakumar

Post Silicon Validation/Debug engineer |Test Engineer | Power Management | GPU | Chipset Debug | Windbg | Mobile platform debugging

Role
Post Silicon Validation Engineer at Wipro
Location
Bengaluru, KA, IN
LinkedIn followers
500 followers

About Jaiganesh Jayakumar

9+ years of experienced in semiconductor industry as Validation and Debug Engineer - with a demonstrated history of working in the electronics manufacturing service industry.Here is my insights- Overall, 8 years of experience in SOC post-silicon validation and bringing up the reference validation systems. Involved in validation & debugging from silicon Power-on to PRQ stage. Proficient knowledge of SoC power management features ACPI power states [Global states], Modern standby, processor power states [C-states], processor performance states [P-states], Device states[D-States]. Adept knowledge in analyzing bugs/issues with information extracted through Intel Socwatch tool, sleep study report, power ETL, PHM logs & power related ITP commands. Strong knowledge in using ICT and Solar tools to perform different power cycles [S3,S4,S5,WR, MS] of SoC by multiple iterations on various platforms to narrow down the potential issue & Preparing Dashboards by calculating DPMO and DPMT. Good knowledge on installing python scripts collecting ITP Logs using DCI/ITP. Performs issue debug to identify root causes and resolves all functional and triage failures for Power management / GPU issues & Bug reporting and tracking tools like JIRA and HSD-ES. Experience in Isolation, Triaging, root causing, debugging the issue, and closely working with the developer and software release team for fixing the bug. Well-versed work experience in Operation systems like Windows and basic of Linux. Good knowledge in handling debug tools like WinDbg(for BSOD issue), Tera Term, Putty, Burn- in test tool. Good experience in Team management, Silicon validation, Computing & mobile platform validation and testing, Project Planning, and Project Execution A self motivated and highly passionate with positive attitude. Easily adopt with new environment and responsibility. A self motivated and highly passionate with positive attitude. Easily adopt with new environment and responsibility.

Experience

  1. Post Silicon Validation Engineer

    Wipro

    May 2022 — Present · Bengaluru, IN

    Power management & Graphics validation engineer

Education

  • Arasu Engineering College

    Bachelor of Engineering (BE), Electrical, Electronic and Communications Engineering Technology/Technician

    2012 — 2015

  • A.V.C. College, Mannampandal, Mayiladuthurai - 609 305.

    Polytechnic, Electrical and Electronics Engineering

    2009 — 2012

  • Sambadam Higher Secondary School, Sembanarkoil

    SSLC

    2009

Find verified contacts for anyone on LinkedIn

Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.

Free plan included · No credit card required

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Jaiganesh Jayakumar — Post Silicon Validation Engineer at Wipro in Bengaluru, KA, IN | Unifers