Ishika Maheshwari
Layout Design, Senior Engineer at Synopsys
- Role
- a & Ms Layout Design Engineer at Synopsys Inc
- Location
- Hyderabad, TG, IN
- LinkedIn followers
- 500 followers
About Ishika Maheshwari
Completed B.Tech in Electronics and Communication Engineering.CORE COMPETENCIES :• Knowledge of Fundamentals of CMOS.• Thorough knowledge of Static Timing Analysis.• Basic Understanding of Different files like.lib.v.spef.wlm,lef.• Strong knowledge of Advanced Digital Electronics.• Knowledge of Scripting Languages like BASH, TCL, PYTHON.• Hands on experience of Layout design with DRC/LVS checks of Standard cells.TOOLS AND LANGUAGES DETAILS:• Layout Editor:Custom Compiler• Spice Tool: LTSpice.• Operating System: Linux, Windows.• HDL Simulator: Modelsim• HDL Language : Verilog.• Scripting Language : TCL, Bash, Python.• Programming language: C.
Experience
a & Ms Layout Design Engineer
Aug 2022 — Present · Hyderabad, IN
Education
ABES Engineering College
Bachelor of Technology - B.Tech, Electronics and Communications Engineering
2018 — 2022
J.P. Public Academy
10th
2016
J.P. Public Academy
Intermediate , P.C.M
2018
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.