Isha Agrawal
Senior Analog Design Engineer @Renesas Electronics
Signup · Get unlimited contacts
WORK HISTORY
Senior Analog Design Engineer @Renesas Electronics
Munich, DE
Part of the Sensors Team in the Automotive Division(Jun\'24 - Present) Responsible for Analog Output in testchip- Led the development of Analog Output PHY (ASIL C) from concept to product, collaborating closely with chip architect to meet desired specs; Analyzed and selected the optimal topology for HV protectionand Reverse Polarity to address customer-specified faults- Facilitated porting from legacy to new technologies for design reuse, developed templates and methodologies; Performed detailed analysis of tech nodes, generating mapping tables and scaling factors(Sept\'23 - May\'24) Responsible for Analog Signal Sensing path of the HoD Impedence sensor- Enhanced sensitivity & accuracy of industry-leading Hands-off-Detection technology for ADAS L3 systems (ASIL B), achieving 10x better sensitivity than competitors- Collaborated with the test team to identify root causes of silicon issues and proposed hypothesis & solutions based on observations (includes Damages due to HV application, Floating nodes issues & post-layout mismatch analysis); Thoroughly characterized the updates; Revised silicon reflects the performance improvements
EDUCATION
Indian Institute of Technology, Kanpur
Master of Technology (M.Tech.), Electrical, Electronics and Communications Engineering
Indian Institute of Technology, Kanpur
Bachelor of Technology (B.Tech.), Electrical, Electronics and Communications Engineering
ABOUT ISHA AGRAWAL
Worked on Technology nodes spanning from 180nm to 1.8nm and applications including Power Solutions & Sensor Systems for Commercial, Automotive & Industrial Markets.Exposed to complete Product Development Flow – From Product DefinitionTo Market Release – including Customer Interactions, Feasibility Analysis, Post Layout & Ageing simulations, Designing for Testability, ESD, Packaging & Thermals, Design Verification & Veriloga Modelling, Production Test & Qual Planning, Silicon Debugs & Datasheet draftingContributed to creating Product Development Methodologies from the design end to enable flawless execution & shorter cycle times.Deep knowledge of Bandgaps, PTATs, Op-Amps, Switched-cap circuits, LDOs, Oscillators, Feedback compensation techniques, noise & PSRR analysis, mismatch mitigation, linearity, stability, Design for & Test and Layout, Low-power techniques, FinFETs, etc.
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.