Hsi-Cheng Chu
Asic Design @Intel
San Jose, CA, US
EMAILS
MOBILE NUMBERS
+14•••••••08
Signup · Get unlimited contacts
WORK HISTORY
Jan 2017 — Present
Asic Design @Intel
View department →
San Jose, CA, US
SmartNICPacket processing
EDUCATION
2002
National Chiao Tung University
BS, Communications Engineering
2005
University of Wisconsin-Madison
MS, Electrical & Computer Engineering
SKILLS
FpgaAsicSocPerlEmbedded SystemsRtl DesignEthernetSemiconductorsDebuggingC++CVerilog
ABOUT HSI-CHENG CHU
ASIC Digital Design Engineer
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.