Hrishikesh Chillal
Logic RTL Design|UPF|Micro-Architecture|SoC|Subsystem|IP
- Role
- Principal Rtl Design Engineer at Micron Technology
- Location
- Hyderabad, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
Experience
Principal Rtl Design Engineer
Aug 2024 — Present · Hyderabad, IN
Skills
- Systemverilog
- Verilog
- Uvm
- Vhdl
- System on a Chip (Soc)
- Cadence Virtuoso
- Soc
- Vlsi
- Spyglass
- Perl
- Asic
- Rtl Design
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.