Henry Moreno
Silicon Validation Hardware Engineer at Apple
- Role
- Silicon Validation Hardware Engineer at Apple
- Location
- Portland, OR, US
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
Experience
Silicon Validation Hardware Engineer
Oct 2020 — Present · Portland, OR, US
Education
Cabrillo College
Mechanical Engineering
1993 — 1997
Skills
- Dft
- Manufacturing Engineering
- Semiconductors
- Product Management
- Engineering
- Design for Manufacturing
- Analog
- Matlab
- Program Management
- Pcb Design
- R&D
- Root Cause Analysis
- Six Sigma
- Spc
- Failure Mode and Effects Analysis (Fmea)
- Process Improvement
- Engineering Management
- Continuous Improvement
- Lean Manufacturing
- Schematic Capture
- Testing
- Electrical Engineering
- Process Engineering
- Simulations
- Research and Development (R&D)
- Fmea
- Hardware
- Electronics
- Rf
- Failure Analysis
- Semiconductor Industry
- Ic
- Design of Experiments
- Manufacturing
- Statistical Process Control (Spc)
- Integrated Circuits (Ic)
- Cross-Functional Team Leadership
- Radio Frequency (Rf)
- Product Development
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.