Hemanth Passavula
Design verification (DV) engineer
- Role
- Staff Engineer at Marvell Technology
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Hemanth Passavula
Experienced Design Verification Engineer with a demonstrated history of working in the semiconductors industry. Skilled in Universal Verification Methodology (UVM), SystemVerilog, Application-Specific Integrated Circuits (ASIC), Matlab, and Linux. Strong engineering professional with a Bachelor of Technology focused in ECE from Amrita Vishwa Vidyapeetham, Bangalore.
Experience
Staff Engineer
Nov 2022 — Present · Bengaluru, IN
Education
Sri Chaitanya College,Vijayawada
Intermediate, MPC
2012 — 2014
Keshava Reddy Resedential School
SSC, schooling
Amrita Vishwa Vidyapeetham
Bachelor of Technology, ECE
2014 — 2018
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.