Harsh Tageja
Asic Design Engineer at Nvidia || IIT Bombay MTech Electronic System (TA)|| Gate 2023 Rank :- 26||C2S Digital Hackathon All India Winner
- Role
- Asic Design Engineer at NVIDIA
- Location
- Bhiwani, HR, IN
- LinkedIn followers
- 500 followers
About Harsh Tageja
I am currently working as a physical design engineer at NVIDIA handling plan to postroute and improving QORs like timing, IR, congestion etc.
Experience
Asic Design Engineer
Jul 2025 — Present · Bangalore, IN
Education
T.I.T Sr. Sec. School
Secondary Education
Deenbandhu Chhotu Ram University of Science & Technology
Bachelor of Technology - BTech, Electronics and Communications Engineering
2019 — 2023
Indian Institute of Technology, Bombay
Master of Technology - MTech, Electronic Systems
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.