Aakash Guwalani
STA CAD Engineer | Transistor-level Timing | EDA Tools - NanoTime & PrimeTime
- Role
- Silicon Design Engineer 2 at AMD
- Location
- Hyderabad, TG, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
Experience
Silicon Design Engineer 2
Jul 2023 — Present · Hyderabad, IN
Education
BITS Pilani, Hyderabad Campus
M.E
2021 — 2023
College of Technology and Engineering
Bachelor of Technology - BTech
2015 — 2019
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.