Gopika P
Associate at Maxvy Technologies Pvt Ltd | Design verification
- Role
- Associate at MAXVY Technologies Pvt Ltd
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Gopika P
Expertise: Test bench development,Test sequence development using System Verilog and UVM methodologies. Familiar with Test bench architecture,assertions, functional coverage, constraint randomization, Interprocessor communication, Phasing Mechanisms Factory Methods Transaction Level Modeling Resource & Configuration database Component Creation SV & UVM-based Protocol Verification.Technical Skills: Hardware Description Languages : Verilog,System Verilog Operating Systems: Linux, WindowsTools : EDA, VCSMethodologies : UVM Protocols : APB, AXI, UART, SPI, Programming languages :basics of C, Python, HTML
Experience
Associate
Apr 2025 — Present · Bengaluru, IN
Education
APJ Abdul Kalam Technological University
Bachelor of Technology - BTech, Electronics and Communications Engineering
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.