Ghanshyam Adem

Design Engineer @Apple

San Diego, CA, US
EMAILS
g••••@apple.com
MOBILE NUMBERS
+18•••••••04

Signup · Get unlimited contacts

WORK HISTORY

Apr 2019 — Present

Design Engineer @Apple

View department →

San Diego, CA, US

EDUCATION

2002 — 2002

Indian Institute of Technology, Roorkee

Master of Technology (M.Tech.)

2004 — 2006

Symbiosis Institute of Management Studies

PGDBM, Operational Management

1997 — 2001

Jawaharlal Nehru Technological University

BTech, Electronics & Communication Engineering

SKILLS

EdaSemiconductorsSpiceTimingClock Tree SynthesisDebuggingEncounterPhysical DesignAsicDrcSignal IntegrityPerl AutomationStatic Timing AnalysisTclSocVlsiTiming ClosureFloorplanningMagmaPrimetimeCalibre

ABOUT GHANSHYAM ADEM

VLSI Physical Design:Worked with designs ranging from 180nm to 10nm in Block & fullchip covering all aspects of PnR. Handson experience of tools like ICC/Encounter/PrimeTime/Magma etcExpert in clock tree building for very big socs with Htree and Xtree methodology and other clocking styles, also including spice simulations.Full chip STA from constraints debug to closure of complete full chip timingFloorplanning, placment optimizations using different tools for optimal solutions and routing for SI and non SI optimization.Debugging and fixing all signal integrity issues wrt IR drop and crosstalkSpecialties: Full chip clock tree, PnR, STA and other Physical Design aspects

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Ghanshyam Adem — Email, Phone Number & Contact Info | Unifers