Gerald Briat
Fe Design Leader @STMicroelectronics
Grenoble, FR
EMAILS
MOBILE NUMBERS
+91 *********19
Signup · Get unlimited contacts
WORK HISTORY
Jun 2024 — Present
Fe Design Leader @STMicroelectronics
View department →
Grenoble, FR
SKILLS
Static Timing AnalysisJtagIntegrated Circuit DesignDftRtl CodingVerilogLogic SynthesisNcsimTiming ClosureSimulationDebuggingDigital DesignIcAtpgTestingMicroelectronicsSocLow-Power DesignTclAsicBistRtl DesignPerl
ABOUT GERALD BRIAT
Front-end design leader at STMicroelectronics
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.