Gaurav Vaidya
ASIC/FPGA Verification and Performance Modeling
- Role
- Engineering Manager at NVIDIA
- Location
- Santa Clara, CA, US
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Gaurav Vaidya
ASIC verification engineer with in-depth experience in functional verification of…
Experience
Engineering Manager
Feb 2022 — Present
Education
University of Mumbai
BE
2002 — 2006
Penn State University
MS
2006 — 2008
Skills
- Fpga
- Asic
- Verilog
- Unix Shell Scripting
- Matlab
- Programming
- Vhdl
- Simulations
- Signal Processing
- Hardware Architecture
- Perl
- Functional Verification
- Software Engineering
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.