Gaurav Dubey
Product Engineering @Cadence | Aspiring Design Verification Engineer | System Verilog | Verilog HDL | Digital Circuit & VLSI Design Enthusiast
- Role
- Product Engineering Intern at Cadence
- Location
- Varanasi, UP, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
Experience
Product Engineering Intern
Feb 2026 — Present · Noida, IN
Education
Banaras Hindu University
Intermediate, Physics
2019 — 2021
National Institute of Technology Delhi
B.Tech, Electronics and Communcation Engneering
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.