Fernando Cheng

Senior Signal Integrity Engineer at NVIDIA

Role
Senior Signal Integrity Engineer at NVIDIA
Location
San Jose, CA, US
LinkedIn followers
500 followers

Experience

  1. Senior Signal Integrity Engineer

    NVIDIA

    Nov 2011 — Present · Santa Clara, CA, US

    Responsible for core power analysis for next generation GPUs. • SI budget owner of the board to board Scalable Link Interface.• SI budget co-owner for DDR3L & LPDDR3/4 interfaces.

Education

  • University of Michigan

    B.S.E, Electrical Engineering

    2002 — 2006

  • Colegio Nacional de Buenos Aires

    HS, Bachiller

    1997 — 2002

  • University of Michigan

    M.S.E, Electrical Engineering

    2006 — 2007

Skills

  • Signal Integrity
  • Power Integrity
  • Hfss
  • Q3d
  • Sentinelpsi
  • Cst Microwave Studio
  • Matlab
  • Nimbic
  • Spice
  • Powersi
  • Xtractim
  • Pcb Design
  • Tdr
  • Allegro
  • Agilent Ads
  • Ddr3
  • Jmp Statistical Software
  • Pcie
  • Usb3.0
  • Spectrum Analyzer

Find verified contacts for anyone on LinkedIn

Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.

Free plan included · No credit card required

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Fernando Cheng — Senior Signal Integrity Engineer at NVIDIA in San Jose, CA, US | Unifers