Francois Cerisier
AEDVICES
Grenoble, FR
EMAILS
MOBILE NUMBERS
+91 *********19
Signup · Get unlimited contacts
WORK HISTORY
Present
@AEDVICES
View department →
EDUCATION
1994 — 2000
Polytech Nice Sophia
Diplôme d'Ingénieur, Engineering in Electronics, DSP, Telecom, Computer Science
2007 — 2008
Grenoble Ecole de Management
Certificate, B2B consultative complex sales
N/A
EDHEC Business School
Parcours Dirigeants - Advanced Management Programme
SKILLS
Rtl DesignFunctional VerificationSystemcProcessorsCApplication-Specific Integrated Circuits (Asic)RtosFormal VerificationDigital Signal ProcessorsC++UpfRequirement Based VerificationIntegrated Circuit DesignMicroprocessorsVerilogPerlEmbedded SystemsEdaTclDo-254DebuggingProperty CheckingRequirement SpecificationsSystemverilogSocAsicHardware DesignSystem on a Chip (Soc)Object Oriented DesignNcsimOpen Verification MethodologySpecmanHardware ArchitectureTlmVhdlSimulationsClearcaseTeam ManagementFunctional Verification MethodologyDesign Patterns
ABOUT FRANCOIS CERISIER
HIRING **- Verification Engineers with SystemVerilog and UVM experience -…
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.