Eresh G K
M.Tech in VLSI Design & Embedded Systems | RTL Design | Verification | Physical Design (OpenROAD, OpenLANE) | FPGA & ASIC Projects
- Role
- Post Silicon Validation Engineer at Infineon Technologies
- Location
- Bengaluru, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Eresh G K
I am an M.Tech graduate in VLSI Design & Embedded Systems from RV College of Engineering.…
Experience
Post Silicon Validation Engineer
Oct 2025 — Present
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.