Divish Jindal
Design Engineer at Samsung (SSIR)
- Role
- Analog Design Engineer at Samsung Semiconductor
- Location
- Chandigarh, CH, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
Experience
Analog Design Engineer
Aug 2023 — Present
Education
PEC University of Technology, Chandigarh
Bachelor of Technology - BTech
2019 — 2023
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.