Dinesh Kumar Rengarajan
Senior Engineer at BroadCom
- Role
- Senior Engineer at Broadcom
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Dinesh Kumar Rengarajan
PD engineer with over 9+ years of experience in physical design implementation at deep…
Experience
Senior Engineer
Sep 2013 — Present
Skills
- Drc
- Verilog
- Debugging
- Design Rule Checking (Drc)
- Cadence
- Physical Design
- Timing
- Formal Verification
- Vlsi
- Primetime
- Soc
- Xilinx
- Systemverilog
- Fpga
- Embedded Software
- Asic
- Rtl Design
- Logic Synthesis
- Perl
- Eda
- Rtl Coding
- Open Verification Methodology
- Tcl
- Timing Closure
- Floorplanning
- Ncsim
- Application-Specific Integrated Circuits (Asic)
- Dft
- Very-Large-Scale Integration (Vlsi)
- Vhdl
- C
- System on a Chip (Soc)
- Matlab
- Arm
- Static Timing Analysis
- Synopsys Tools
- Modelsim
- Functional Verification
- Field-Programmable Gate Arrays (Fpga)
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.