Dimitris Karavidas

Sr Rf Layout Engineer @Apple

Munich, DE
MOBILE NUMBERS
+91 *********19

Signup · Get unlimited contacts

WORK HISTORY

Dec 2019 — Present

Sr Rf Layout Engineer @Apple

View department →

Munich, DE

EDUCATION

2000 — 2004

Aristotle University of Thessaloniki

Master in Science, MSc Electronic Physics

1992 — 2000

Aristotle University of Thessaloniki

BS in, Physics,

SKILLS

Physical DesignCadence VirtuosoSemiconductorsMixed SignalCircuit DesignElectronicsSpiceDrcCmosIntegrated Circuits (Ic)LvsDacCadenceIcAnalog Circuit DesignAsicPllTclAnalogLo Path LayoutRx Lpf LayoutSiliconDftSimulationsPhysical VerificationChip Level LayoutFloorplanningBicmosVerilogLow-Power DesignPhysicsEmbedded SystemsEdaPhase-Locked Loop (Pll)Bias Blocks Design and LayoutRadio Frequency (Rf)VlsiIc LayoutPower ManagementSpectre

ABOUT DIMITRIS KARAVIDAS

I started my career as a trainee Design Engineer with Philips BL PMU in 2002. After a few years in the Shipping Industry, I joined THETA Microelectronics S.A, Athens, as Jr Layout Engineer. where I worked with highly experienced and professional RF Design and Layout Engineers.Having become a Sr RF Layout Engineer with a big experience portfolio of RFIC projects, on May 2011 I moved to Consultancy for the Semiconductor Industry in Europe. My work in numerous projects together with experienced designers on VCOs, LNAs, LO chain, digital shifters, modeling, test benches for advanced RF modeling projects is a major plus on my experience and carrier. Working close with the designer, I learned to provide layout services together with a second \"proof\" approach for the circuits under design- something a Layouter must do under all circumstances, as this is the exact step that enhances the final performance of any IC project. Brief Experience Overviewo Deep Submicron technology RF Layouto Deep Submicron technology reliability test vehicle o RX,PLL chain for hearing aid application in 45nm CMOSo Full IC layout of triband stand alone LNA in 250nm biCMOS. o Triband LNAs layout on 250nm biCMOS o Layout for full RFIC projects at 180nm BiCMOS (2.5 - 4GHz)and test RFIC at 90nm CMOS (60GHz).o Port, design and characterization of baseband blocks such as Bandgap Reference Circuit, x^2o Power Signal Detector, DAC\'s and ADC\'s.o HSpice simulation test benches based on extracted layout netlists for technology characterization.o Technology migration for deep submicron projects o PCELL development based on SKILL programmingSpecialties:RF Layout (from low frequencies up to 60GHz and above), specialized on - VCO blocks- Mixer blocks- LNA blocks- Hybrid 20GHz InterfaceTop Level Layout - Transmitter 5GHz- Stand alone Tri Band LNA- Reliability Test Vehicle- RF Modeling structures

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Dimitris Karavidas — Sr Rf Layout Engineer at Apple in Munich, DE | Unifers