Diganth P
CPU Physical Design Engineer at Intel
- Role
- Cpu Physical Design Engineer at Intel
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Diganth P
Career objective is to work with an organization that gives me scope to update my…
Experience
Cpu Physical Design Engineer
Jun 2024 — Present · Bangalore Urban, IN
Education
Dr.Ambedkar Institute of Technology, Bangalore
Master of Technology (M.Tech.), VLSI Design and Embedded Systems
2013 — 2015
East Point College Of Engineering And Technology
Bachelor of Engineering (B.E.), Electronics and Communication Engineering
2009 — 2013
Skills
- C++
- Static Timing Analysis
- Agilent Ads
- Layout Design
- High Speed Board Circuit (Fpga) Design
- Assembly Language
- Cadence Encounter
- Microsoft Excel
- Powerpoint
- Cadence Spectre
- Tcl-Tk
- Html
- C
- Asic
- Application-Specific Integrated Circuits (Asic)
- Veilog
- Microsoft Word
- System on a Chip (Soc)
- Verilog
- Java
- Very-Large-Scale Integration (Vlsi)
- Vhdl
- Anlalog Circuit Design
- Cadence Virtuoso
- Microsoft Office
- Windows
- Physical Design
- Orcad Capture Cis
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.