Devi Keerthana
Research Intern at MMNE Lab, BITS Pilani Hyderabad Campus | Student at Chaitanya Bharathi Institute Of Technology
- Role
- Vice Chair at Ieee Vehicular Technology Society
- Location
- Hyderabad, TG, IN
- LinkedIn followers
- 500 followers
About Devi Keerthana
I am a pre-final year student pursuing Electronics and Communication engineering with a strong passion for analog circuit design and analog VLSI. I have hands-on experience in designing and analyzing analog components like TIQ-based time-interleaved ADC, operational amplifiers, biasing circuits, and current mirrors. I’m fascinated by how precise analog behavior impacts the performance of modern electronic systems.Alongside analog design, I’m skilled in digital circuits using Verilog and SystemVerilog, and proficient with tools such as Cadence Virtuoso, LTSpice, PSpice, and Xilinx Vivado for simulation and layout.I am seeking an internship in analog and analog VLSI circuit design where I can work on innovative projects, collaborate with experts, and further develop my skills to contribute to the creation of efficient and high-performance integrated circuits.
Experience
Vice Chair
Ieee Vehicular Technology Society
Sep 2024 — Present · Hyderabad, IN
Education
Bala Vignana Mandir (E.M) School ,Rajahmundry
SSC
SRI VISWASANTHI EDUCATIONAL INSTITUTIONS
Intermediate
Chaitanya Bharathi Institute Of Technology
Bachelor of Engineering - BE, Electrical, Electronics and Communications Engineering
2022 — 2026
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.