Dev Goswami
Design Verification Engineer @Qualcomm || M.TECH EVLSI 2023-25 NSUT || GATE 2023 QUALIFIED || VLSI ENTHUSIAST
- Role
- Design Verification Engineer at Qualcomm
- Location
- New Delhi, IN
- LinkedIn followers
- 500 followers
About Dev Goswami
With a strong interest in VLSI (Very-Large-Scale Integration) design, I am excited to embark on a journey in the semiconductor industry. My academic background in electronics and communication engineering has provided me with a solid foundation in digital and analog circuit design, which I am eager to apply and expand upon in a professional setting.
Experience
Design Verification Engineer
Jul 2025 — Present
Education
Netaji Subhas University of Technology (NSUT), Delhi
Master of Technology - MTech
2023 — 2025
Guru Tegh Bahadur Institute Of Technology
Bachelor of Technology - BTech
2018 — 2022
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.