Abhinay Desabhatla
Passionate About Chip Design, Verification and Validation Excellence
- Role
- Hardware Engineer Ii at Cisco
- Location
- San Francisco, CA, US
- LinkedIn followers
- 500 followers
About Abhinay Desabhatla
Validation Engineer with strong expertise in post-silicon validation, FPGA platform…
Experience
Hardware Engineer Ii
Jun 2025 — Present · San Jose, CA, US
Lead board bring-up and validation across multiple Cisco product lines, ensuring hardware functionality and performance meet design goals. • Diagnose and resolve power rail issues using LTpowerPlay, oscilloscopes, DMMs, and advanced measurement tools to optimize board stability and efficiency. • Develop internal Python applications to track board yields, analyze validation data, and implement improvements in hardware reliability. • Perform CFT (Cross-Functional Testing) in close collaboration with design, firmware, and manufacturing teams to drive issue resolution. • Provide multi-product validation support, managing test execution, defect tracking, and cross-team coordination. • Execute PVT (Process-Voltage-Temperature) bring-up and testing, integrating systems with Chroma and other ATE equipment for high-accuracy characterization. • Recommend and implement design enhancements for validation hardware setups to improve test coverage and repeatability. • Maintain effective communication and collaboration across teams, ensuring smooth integration of hardware, firmware, and system validation efforts.
Education
INSTITUTE OF AERONAUTICAL ENGINEERING
Bachelor of Technology - BTech
Arizona State University
Masters in Electrical Engineering
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.