Deepak Kumar Das
RTL Design Engineer | ASIC | RISC-V | Verification | Verilog/SystemVerilog | FPGA | M.Tech VLSI (VIT’25)
- Role
- Rtl Design Engineer at Larsen & Toubro
- Location
- Chennai, TN, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Deepak Kumar Das
From the very beginning of my journey in electronics, I’ve been drawn to the challenge of…
Experience
Rtl Design Engineer
Aug 2025 — Present · Chennai, IN
Education
Modern Public School
Intermediate, PCM
Sacred Heart Convent School
High school, ICSE
Vellore Institute of Technology
Master of Technology - MTech
2023 — 2025
Bundelkhand University
Bachelor of Technology
2017 — 2021
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.