Deepak Kawathale
Principal Design Engineer - FPGA at Microchip Technology Inc.
- Role
- Principal Design Engineer at Microchip Technology Inc.
- Location
- Hyderabad, TG, IN
- LinkedIn followers
- 500 followers
About Deepak Kawathale
Hands-on experience in FPGA Design using Xilinx Vivado 2019.1,ISE 14.7 & Microsemi\'s Libero and Modelsim for simulation, Identify for debugging Hands-on experience in FPGA based RTL Implementation using VHDL/Verilog and TCL scripting Worked on ZYNQ (ZC7020) SOC, KINTEX-7 and KINTEX UltraScale Xilinx FPGA’s and CPLD (XC9536XL), Microsemi\'s RTG4,SmartFusion,IGLOO2 and Polarfire FPGA\'s Hands on experience on CDC and Linting, timing verification Scripting using TCL and perl Good understanding of JESD204B, DDR and PCIe Hands on experience of JESD204B Interopbility tests with TI and Analog ADCs Experience in digital front end design and interfacing with various digital modules Experience in Design and development of high speed systems on FPGA Micro architecture designing and timing analysis Compilation (Synthesis, UCF creation, timing closure, Place and route) Sound Knowledge on high speed interfaces such as AMBA-AXI interface Implemented various DSP algorithms using VHDL/Verilog Used DSP block set such as DDS, FFT, FIR, and CIC of Xilinx IDE Hands-on experience in system level integration, testing and debugging Board bring-up and Hardware debugging Experience in interfacing industry standard high speed ADC, Clock synthesizer and DAC with FPGA Implementation of designs with multiple clock domains Familiarity with lab test equipments such as logic analyzer, Oscilloscope, function generators and pattern generator
Experience
Principal Design Engineer
Apr 2026 — Present · Hyderabad, IN
Education
Lal Bhadur shastri Vidyalaya,Udgir
10th
2000 — 2006
Nagpur University
Bachelor's of engineering, Electronics
2008 — 2012
Maven Silicon
VLSI certification course, VLSI Design and verification
2012 — 2013
Skills
- Assertion Based Verification
- Integrated Circuit Design
- Soc
- Electronics
- Rtl Coding
- Amba Ahb
- Low-Power Design
- Fpga
- Asic
- Lvs
- Ic
- Xilinx
- Systemverilog
- Functional Verification
- Logic Synthesis
- Vlsi
- Perl
- Eda
- Semiconductors
- Application-Specific Integrated Circuits (Asic)
- Physical Verification
- Verilog
- Formal Verification
- Sta
- Field-Programmable Gate Arrays (Fpga)
- Cmos
- Open Verification Methodology
- Vhdl
- Simulations
- Code Coverage
- Xilinx Ise
- Usb
- Ovm
- Rtl Design
- Specman
- Very-Large-Scale Integration (Vlsi)
- Static Timing Analysis
- Digital Electronics
- Hardware Description Language
- Synopsys Tools
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.