Davide Cimbri

Senior Engineer @Huawei

Ipswich, GB
MOBILE NUMBERS
+91 *********19

Signup · Get unlimited contacts

WORK HISTORY

May 2023 — Present

Senior Engineer @Huawei

View department →

London, GB

Development of high-speed optoelectronic chips for optical datacomms. Led/co-led several projects (R&D, NPI), including high-power SOAs for long-haul (DWDM), and high-power/speed PDs for ROF+(6G) and short-reach fabrics (>400G/lane). Contributed to other platforms (EML, PCSEL).Main activities and responsabilities include- Modelling and design of photonic devices, including epitaxial stack and full chip layout, as well carrier/sub-mount for CoC test. Responsible of complete Tape-in and Tape-out stages according to project/customer requirements. Employed softwares: Photon Design FIMMWAVE and FIMMPROP, and VPI Device Designer (waveguide modelling: optical mode solution, BPM, EME), Crosslight PICS3D (LIV, MQW modal gain, differential gain, RIN, absorption/responsivity spectra, RF response), VPI Photonic Circuits- Design of full 3-inch wafer optical/e-beam mask layout (both chips and carriers) employing in-house self-developed Python suite, including more than fourty modules and functions. Mainly contributed to SOA/RSOA and PD BRC platforms PDKs devlopment. Employed softwares: Python (Nazca), Klayout- Generation of project-oriented test plans and active cooperation with test engineers on rigs setup- Data analysis in Python of bar test and wafer-level test (wafer maps, etc.), as well as CoC (LIVs, ASE spectrum, Far-field, Gain/NF/Psat spectra, RIN, as well as responsivity, 3dB bandwidth, dark current, capacitance, etc.) and reliability (HTOL) test data using in-house self-developed python suite. Automated data processing and generation of summary files from RAW data, data analysis of wafers/batches- Contributed to platforms roadmaps and attended international conferences (OFC, ECOC, etc.)- Collaborated closely with PAs, PIEs, and epitaxy to improve existing processing workflows and proposed targeted improvements based on project-specific design requirements.

EDUCATION

2018 — 2023

University of Glasgow

Doctor of Philosophy, PhD: Electronic Engineering (Terahertz Devices and ICs)

2009 — 2013

Politecnico di Torino

BSc: Engineering Physics

2014 — 2017

Politecnico di Torino

MSc: Nanotechnologies for Integrated Systems

ABOUT DAVIDE CIMBRI

Senior R&D Engineer with extensive expertise in high-speed semiconductor device…

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Davide Cimbri — Senior Engineer at Huawei in Ipswich, GB | Unifers