Davide Bellizia

Senior Secure Asic Fpga Designer @Telsy

Rome, IT
MOBILE NUMBERS
+91 *********19

Signup · Get unlimited contacts

WORK HISTORY

Sep 2021 — Present

Senior Secure Asic Fpga Designer @Telsy

View department →

EDUCATION

2008 — 2011

Sapienza Università di Roma

Bachelor of Engineering (BEng), Ingegneria elettronica

2012 — 2014

Sapienza Università di Roma

Master's degree, Electrical and Electronics Engineer

2014 — 2017

Sapienza Università di Roma

Doctor of Philosophy - PhD, PhD in Information and Communication Technology (ICT) - Electronics Engineering

ABOUT DAVIDE BELLIZIA

Davide Bellizia was born on June 20th 1989. He received the M.D.(summa cum laude) in Electronic Design and the Ph.D. in Electronics Engineering from University “La Sapienza” of Rome (Italy), respectively in 2014 and 2018. In 2014 he received the “Laureato Eccellente” award for the best graduate student of the year. In 2017, he joined to the Crypto Group of Université Catholique de Louvain (UCLouvain), Louvain-la-Neuve, Belgium, as postdoc researcher, where his research focused on design of secure hardware for cryptographic applications, side-channel analysis and attacks, fault injection attacks, PUFs and TRNGs. From 2021 he joined Telsy S.p.A, the cryptography and cybersecurity centre of competence of the italian telecom provider TIM, as secure ASIC/FPGA designer.

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Davide Bellizia — Senior Secure Asic Fpga Designer at Telsy in Rome, IT | Unifers