Danilo Esposito

Design Verification Engineer @Qualcomm

Naples, IT
MOBILE NUMBERS
+91 *********19

Signup · Get unlimited contacts

WORK HISTORY

Nov 2023 — Present

Design Verification Engineer @Qualcomm

View department →

Owning and Delivering Design Verification tasks for QCOM internal and 3rd parties SerDes PHYs, including MIPI DPHY/CPHY, DSI and HDMI PHYs.Following the entire Functional verification flow, starting from drawing up the testplan, to designing UVM testbench components and SVA assertions, running RTL, GLS and PA sims, debugging and supporting post-silicon teams.

EDUCATION

N/A

University of Kassel

Erasmus+, Electrical Engineering

N/A

Università degli Studi di Napoli Federico II

Master's degree, Electronic Engineering

N/A

Università degli Studi di Napoli Federico II

Bachelor's degree, Electronic Engineering

ABOUT DANILO ESPOSITO

Design Verification Engineer at Qualcomm

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Danilo Esposito — Design Verification Engineer at Qualcomm in Naples, IT | Unifers