Barani Prabakar Vadugalmangalam
- Role
- Design Verification Engineer at Apple
- Location
- Santa Clara, CA, US
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Barani Prabakar Vadugalmangalam
Specialties: ASIC verification, Computer Architecture, Systems Programming, Networking…
Experience
Design Verification Engineer
Apr 2017 — Present
Skills
- Programming
- Memory Controllers
- Machine Learning
- R
- Ddr4
- Assertion Based Verification
- Verilog
- C
- Uvm
- Asic
- Functional Verification
- Hadoop
- Systemverilog
- Vmm
- Scalability
- Algorithms
- Computer Architecture
- C++
- Perl
- Jedec
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.